:: Sequence Design :: Sequence Demo Suites at DAC 2008

For More Information:

Sequence
Sequence Design, Inc.
+1.408.961.2309

Welcome to the Sequence Design Demo Suites On-Line Registration Form for DAC 2008.

Come see how Sequence Design provides complete Design-For-Power (DFP) solutions that control, analyze, and reduce power in your design flow - from RTL to signoff and test. If you need to find where your power is going, design lower power devices, or manage power throughout all design stages, Sequence has the unique technology that you require.

More than 150 semiconductor companies around the world trust Sequence to manage power issues in their designs. Come see how our solutions can help you analyze and optimize your power requirements and specifications.

Tell me more about the demos before I register!

(Fields marked with * are required fields)
First Name: *
Last Name: *
How many will attend from your company (including you):
No. of Members

Company: *
Address 1:
City: *
State/Province: *
Zip/Postal Code:
Country: *
Country Code	Phone No.	E-mail *

Please add me to your email list for periodic news about technology, advancements, technical publications, symposiums, and other events.
Yes	No

Click on the NEXT button to choose your demo slot(s), and proceed for online demo registration.


RTL Power Management: What Color is Your RTL? Analyze and reduce power with PowerTheater and our new automated RTL power reduction tool		Register Now!
Take advantage of the latest features of PowerTheater - the industry-leading RTL power analysis tool with over a thousand tapeouts. Learn how you can effectively manage stimulus for peak and average power – cut down simulation file size, automatically identify critical functional and test vectors, efficiently utilize simulations from hardware accelerators, and more Learn how to reduce RTL power by 10-50% or more in minutes on a million gates. Fast, with full-chip capacity, and comprehensive -- addresses clock, memory and datapath logic. See how we make power debugs simple for you while pinpointing RTL changes.

Power-grid integrity: Cool Products, Columbus Rail Checker/Analyzer		Register Now!
Learn how formal rail verification helps you to eliminate structural errors in power rails early during implementation, and how RTL-driven dynamic Voltage drop analysis pinpoints power-related functional and test problems. Hear about the new Columbus Rail tools and the new STA-based clock-jitter analysis in CoolTime.

Signal modeling and rail analysis for custom designs: Columbus		Register Now!
Learn how to solve tough parasitic-modeling problems in custom designs with Columbus: accurate, simulation-efficient parasitics for A&MS and custom digital designs; accurate rail models for EM; formal verification of rails; and graphical analysis and debug of EM and V-drop.

^Top^