Sequence Design - Enabling Power Aware Nanometer SoCs  
 
  Sequence Design Home About Us Solutions News & Events Customers Partners Support Careers Contact Us  

Current Releases
Event Calendar
News
CoolCircuit Newsletter
 
 Sequence to Host DFP Seminar November 8 in Japan
Sequence Design, EDA's Design-For-Power (DFP) technology leader, will host its fifth low-power design seminar in Tokyo on Thursday, Nov. 8, 2007, at Tokyo's Akihabara Convention Hall. The seminar focuses on reducing and managing power throughout the design flow. Japanese chip designers in power-sensitive markets are encouraged to attend by contacting Sequence Japan at: hishikawa@sequencedesign.com,

 
 
Privacy Policy   |   Terms of Use   |   Site Map  |  ©2006-2007 Sequence Design, Inc. All rights reserved