Learn how you can
Quickly debug power problems using state-of-the-art interactive visualization
Prevent voltage-drop related test and functional failures by identifying critical vectors efficiently
Identify high power windows utilizing comprehensive simulations from hardware accelerators
Compute full-chip gate level power efficiently using RTL simulations
Generate CPF commands to capture your what-if RTL power exploration
Control all aspects of running PowerTheater through a single tcl-based command file
To attend please mail your registration request at
asingh@sequencedesign.com
©2007-2008 Sequence Design, Inc. All rights reserved
