 |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
| Sequence Design, the EDA leader in power-aware SoC design solutions, announced its CoolTime-PGA (Power Gating Analysis) will be added to the Japanese Semiconductor Technology Academic Research Center (STARC) advanced design flow, STARCAD-CEL....More... | |||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
SANYO Semiconductor Signs Sequence's Columbus-AMS for Fast, Accurate Mixed-Signal Designs | ||||||||||||||||||||||||||||
| For its high-performance mixed-signal designs, SANYO Semiconductor Co., Ltd. has signed a long-term agreement to use Sequence Design's Columbus-AMS as its fast, accurate extraction engine....More... | |||||||||||||||||||||||||||||
 |
Key Stream Hits Low-Power Goals With Sequence's PowerTheater | ||||||||||||||||||||||||||||
| Key Stream Corporation, designers of low-power wireless LAN chipsets, announced they are using Sequence Design's PowerTheater to reduce power "when it counts," early in the design cycle, at RTL.....More... | |||||||||||||||||||||||||||||
 |
Breakthrough in Setting Optimum System LSI Chips' Design Margins for the 65-nanometer Node and Beyond | ||||||||||||||||||||||||||||
As
semiconductor devices evolve toward faster speeds and smaller features,
it becomes increasingly difficult to ensure design margins sufficient
enough to meet device performance targets, and increasingly more
important to set the best possible margins to derive the full potential
of device performance..More... |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
Commentary: Determining the cost of power | ||||||||||||||||||||||||||||
A funny thing
happened on the way to the "everything-is-handheld" world
of computing and communications: turns out Moore's Law doesn't apply
to batteries. While transistor counts are still doubling roughly
every 18 months, the same progress in battery life takes more than
five years...More... |
|||||||||||||||||||||||||||||
 |
DAC Preview: Front-End Design | ||||||||||||||||||||||||||||
It’s
true that the RTL design flow is largely commoditized. Yet, EDA
vendors do still manage to come up with at least incremental gains
for their tools and flows. If you’re in search of time/cost
savings, greater productivity, more efficient and accurate modeling,
or any of a number of enhancements, gold could be laying in wait
for you somewhere on the DAC show floor. ....More... |
|||||||||||||||||||||||||||||
|
Low-power IC design techniques may perturb the entire flow | ||||||||||||||||||||||||||||
When NXP Semiconductors
started to use advanced low-power IC design techniques, it was in
for a surprise. "In some cases, we have experienced a twofold
productivity drop for the implementation phase," said Hervé
Menager, design and technology officer at NXP....More... |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
Attack the
challenges of low power design holistically, from RTL to GDS. Manage
and reduce power. Avoid power problems. The only comprehensive tool
suite, with advantages for managers, for SoC architects and designers,
and for the physical implementation team: Design for Power with
Sequence....More... |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
Sequence Design
announced PowerTheater-Explorer, an innovative option to the industry's
premier RTL power analysis engine, PowerTheater, that adds state-of-the
art power visualization and debug capabilities for fast, interactive
power reduction....
More.. |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
Automated
Approaches Quicken Power Signoff, Reducing the Time for Critical
Analysis Steps From a Week to an Hour A pair of vexing SoC design issues - Power Gating Analysis (PGA), and Simultaneous Switching Noise (SSN) - are now being addressed by low-power leader Sequence Design's CoolTime with automated analysis capabilities that enable faster, more accurate power signoff. The new PGA and SSN capabilities address critical design issues in low-power wireless and high-speed interface designs, such as DDR. .... More.. |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
Sequence Design
announced upgrades for its Columbus parasitic extractors, aimed
at high-frequency design, 65nm characterization, and analysis of
simultaneous switching noise (SSN). ....
More.. |
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
 |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
Sequence
Design accelerates the ability of SoC designers to bring high-performance,
power-aware ICs quickly to market. Sequence's low power flow software
solutions give customers the competitive advantage necessary to
excel in aggressive technology markets, despite the demanding complexity
and time-to-market issues of nanometer design. Sequence serves over
150 customers worldwide, in application segments such as consumer,
wireless, mobile computing, multimedia, cell phones, digital cameras,
network-on-chip processors, and other power-sensitive markets. Sequence
has worldwide development and field-service operations and is privately
held. Please see sequencedesign.com. |
|||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||
© Copyright
2007 Sequence Design, Inc. Cool by Design, CoolPower, CoolTime,
PowerTheater, PhysicalStudio are trademarks of Sequence Design,
Inc. All trademarks mentioned herein are the property of their respective
owners. Sequence Design, Inc. | 469 El Camino Real | Santa Clara CA 95050 |
|||||||||||||||||||||||||||||
